Introduction
Recently, we proposed a method for electrical passivation of a Ge surface by an ultrathin SiO 2 /GeO 2 bilayer, which can be processed through the thermal etching of GeO 2 by vacuum annealing and subsequent SiO 2 deposition. By optimizing bilayer passivation (BLP) and subsequent gate-insulator deposition, an interface state density (D it ) of 4×10 11 cm -2 eV -1 was achieved near the midgap despite the very thin thickness (1.6 nm) of the GeO 2 layer. 1 To apply this BLP to a high-k/Ge gate stack, there are two major topics to be addressed. One is high-k film fabrication matched with BLP. Another is the optimization for the metal gate process such as TiN or TaN, because such nitrides are important as thermostable electrodes and also for threshold voltage (V TH ) control. 2, 3 However, the studies on metal gates for fabricating a good Ge-MOS stack are very few.
In this work, we focused on the TiN metal gate and investigated the effect of postmetallization annealing (PMA) on the electrical properties of a TiN-gate Ge-MOS capacitor.
Experimental
Fabrication process flow of Ge-MOS capacitor is shown in Fig. 1 . A p-type (100) Ge substrates with a resistivity of 0.25 Ωcm was used. First, sacrificial oxidation was done at 450°C for 30 min by dry oxidation, followed by loading a physical vapor deposition (PVD) camber for BLP. After volatilization of GeO 2 by vacuum annealing, a 1.0 nm-thick SiO 2 interlayer (IL) was deposited on the Ge surface at 350°C using rf magnetron sputtering from a SiO 2 target with the addition of O 2 . Note that a GeO 2 layer grows during the SiO 2 deposition and its thickness is approximately 1.0 nm. 1 Then, a 10 nm-thick SiO 2 film was deposited at room temperature (RT), followed by the PDA. A 50 nm-thick TiN film was deposited on the SiO 2 -gate insulator by rf magnetron sputtering. The PMA was performed at temperatures in the range of 350-550°C for 20 min in N 2 . Then a 100 nm-thick Al film was deposited by thermal evaporation. Gate electrodes with an area of 2.25×10 -4 cm 2 were patterned. Finally, contact annealing was done at 350°C for 10 min in N 2 . Figure 2 shows the C-V G curves of the MOS capacitors without PMA and with PMA at 450°C. The PMA at 450°C led to a significant shift in flat band voltage (V FB ) and drastic decrease in hysteresis (HT). Dependences of V FB , HT and D it on PMA temperature (T PMA ) are shown in Fig. 3 . Here, D it indicated at an energy position near the midgap, which was measured by DLTS. The V FB monotonically increased with an increase in T PMA and showed +0.23 V at 450°C. HT drastically decreased with an increase in T PMA and achieved a minimum value of 27 mV at 450°C. D it n d e d A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 8 8 5 -8 8 6 E -1 -3 decreased down to 2.5×10 11 cm -2 eV -1 . These improvements are likely to be associated with diffusion of nitrogen from TiN film into the SiO 2 /GeO 2 gate stack.
Results and Discussion
To clarify the presence of nitrogen in the gate stack, time-of-flight secondary ion mass spectroscopy (TOF-SIMS) measurements were performed for a sample with PMA at 450°C, where the TiN film on the sample was completely removed by wet etching. Figure 4 shows the TOF-SIMS results. The GeN signal was clearly observed, and the location completely coincided with that of GeO 2 signal, implying that nitrogen exists in the GeO 2 IL between SiO 2 and Ge.
To clarify the origin of the V FB shift, we investigated the effective work function (Φ m,eff ) and the fixed charge density (Q f ) by V FB versus equivalent oxide thickness (EOT) plots for Ge and Si substrates. For Si substrates, Al/TiN/SiO 2 /Si structures were prepared using the same processes as those for Ge. The V FB -EOT plots for Ge and Si substrates are shown in Fig. 5 , where the thermal treatments were no-PMA and 450 °C-PMA. The obtained Φ m,eff and Q f are summarized in Table I .
We can find interesting phenomena from Φ m,eff results for Ge and Si. The difference (V dip ) between Φ m,eff values for Ge and Si corresponds to V FB shift by electric dipole formation at SiO 2 /GeO 2 interface. The values of V dip are also listed in Table I . An areal density difference model of oxygen atoms has been proposed to explain the physical origin of the dipole at high-k/SiO 2 interface. 4 If we apply this model to the present results, oxygen atoms are transferred from GeO 2 to SiO 2 at the interface. This movement leads to negatively charged interstitial oxygen (O I -) in SiO 2 and positively charged oxygen vacancy (O V + ) in GeO 2 . As a result, the dipole layer causes a decrease in Φ m,eff of TiN. In other words, the V FB shifts by interface dipole formation at SiO 2 /GeO 2 were -0.63 and -0.26 V for MOS capacitors without PMA and with PMA at 450°C, respectively. This means that the PMA at 450°C led to a decrease in the amount of the dipole. The modulation of TiN's Φ m,eff in the range of 3.9-4.4 eV is very attractive from the view point of the V TH control of Ge-MOSFET.
Another important factor in understanding the role of nitrogen in SiO 2 /GeO 2 gate stack is Q f . The Q f in the Ge-MOS capacitor changed from +3.4×10
11 to -4.2×10 11 cm -2 after the 450°C-PMA, which is likely to be associated with a decrease in dipole. Since the strength of the dipole depends on the amount of the dipole, the nitrogen incorporated in the gate stack may induce the reaction of
-at the SiO 2 /GeO 2 interface, resulting in negative fixed charges.
Conclusion
We clarified the PMA effect for a TiN-gate Ge-MOS capacitor with BLP. 450°C-PMA led to positive V FB shift, small HT and low D it . The V FB shift was mainly due to a decrease in the amount of dipole at the SiO 2 /GeO 2 interface and the accompanying creation of negative charge centers. 
